

(1014311) : 1014311 : Digital Marketing
(2324111) : 2324111 : Mathematics-IV
(2324114) : 2324114 : Electronic circuits & Design lab
(2994511) : 2994511 : Business Model Development

(2114211) : 2114211 : Computer Organization & Architecture
(2324112) : 2324112 : Electronic circuits & Design
(2324115) : 2324115 : Physics of Semiconductor devices Lab
(2994512) : 2994512 : Design Thinking

(2114212) : 2114212 : Computer Organization & Architecture Lab
(2324113) : 2324113 : Physics of Semiconductor devices
(2324413) : 2324413 : Creative Coding in Python

Course Code	Course Title	Course Credits	I1 (INTERNAL EXAMINATION)		E1 (EXTERNAL EXAMINATION)		T1 (TERM WORK)		O1 (ORAL)		TOTALF (TOTAL MARKS)	
			Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks	Min Marks	Max Marks
1014311	Digital Marketing	2.00	8.00	20.00	12.00	30.00	...	...	...	...	20.00	50.00
2114211	Computer Organization & Architecture	3.00	16.00	40.00	24.00	60.00	...	...	...	...	40.00	100.00
2114212	Computer Organization & Architecture Lab	1.00	...	...	...	...	10.00	25.00	10.00	25.00	20.00	50.00
2324111	Mathematics-IV	3.00	16.00	40.00	24.00	60.00	10.00	25.00	...	...	50.00	125.00
2324112	Electronic circuits & Design	3.00	16.00	40.00	24.00	60.00	...	...	...	...	40.00	100.00
2324113	Physics of Semiconductor devices	3.00	16.00	40.00	24.00	60.00	...	...	...	...	40.00	100.00
2324114	Electronic circuits & Design lab	1.00	...	...	...	...	10.00	25.00	10.00	25.00	20.00	50.00
2324115	Physics of Semiconductor devices Lab	1.00	...	...	...	...	10.00	25.00	10.00	25.00	20.00	50.00
2324413	Creative Coding in Python	2.00	...	...	...	...	20.00	50.00	10.00	25.00	30.00	75.00
2994511	Business Model Development	2.00	...	...	...	...	20.00	50.00	...	...	20.00	50.00
2994512	Design Thinking	2.00	...	...	...	...	20.00	50.00	...	...	20.00	50.00

University Of Mumbai										Sep 01, 2026 Declaration Date:Sep 01, 2026																																						
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026																																																
PAGE : 2																																																
PAGE : 2																																																

MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																																
SEAT NO	NAME			STATUS	GENDER	ERN	COLLEGE																																									
1014311	2114211			2324111		2324112	2324113	2324114	2324115	2324413	2994511	2994512	TOTAL	RESULT																																		
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)			Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)	Physics of Semiconductor devices (THEORY)	Electronic circuits & Design lab (TERM WORK AND ORAL)	Physics of Semiconductor devices Lab (TERM WORK AND ORAL)	Creative Coding in Python (TERM WORK AND ORAL)	Business Model Development (TERM WORK)	Design Thinking (TERM WORK)	(800) ãC	ãCG																																		
	TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																				
External (30/12)	External (60/24)			External (60/24)		External (60/24)	External (60/24)																																									
Internal(20/8)	Internal(40/16)			Internal(40/16)		Internal(40/16)	Internal(40/16)																																									
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																		
132410001	AARYA AMIT JOSHI			Regular	MALE	(MU0341120252004712)	MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																									
T1				18	P	17	P	16	P	13	P	42	P																																			
O1				20	P			19	P	14	P	22	P																																			
E1	27		P	34	P	19 *5	P	24	P	36	P			MARKS																																		
I1	14		P	28	P	22	P	16	P	16	P			(494)																																		
TOT	41	9	A+ 2	18.0	62	7	B+ 3	21.0	38	8	A 1	8.0	63	5	C 3	15.0	40	4	D 3	12.0	52	5	C 3	15.0	35	8	A 1	8.0	27	5	C 1	5.0	64	9	A+ 2	18.0	37	8	A 2	16.0	35	8	A 2	16.0	23		152.0	6.60870

SEAT NO		NAME		STATUS		GENDER		ERN		COLLEGE										TOTAL (800) āC		RESULT	REMARK																																								
1014311		2114211	2114212	2324111		2324112		2324113		2324114		2324115		2324413		2994511	2994512	TOTAL (800) āC	āCG	āCG																																											
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)					Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																																								
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)					TERM WORK (50/20)																																										
External (30/12)		External (60/24)		External (60/24)		External (60/24)		External (60/24)																																																							
Internal(20/8)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)																																																					
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																													
132410002		AELA JAGDISH APPARAO				Regular		MALE		(MU0341120240217761)										MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																											
T1					15	P			11	P				11	P			15	P			34	P			29	P			28	P																																
O1					18	P								19	P			14	P			17	P																																								
E1	19		P		24	P			24	P		18 *6	P	24	P																																																
I1	9		P		17	P			16	P		18	P	19	P																																																
TOT 28		6	B	2	12.0	41		4	D	3	12.0	33		7	B+	1	7.0	51		4	D	3	12.0	42		4	D	3	12.0	30		7	B+	1	7.0	29		6	B	1	6.0	51		7	B+	2	14.0	29		6	B	2	12.0	28		6	B	2	12.0	23		118.0	5.13043

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL		RESULT		REMARK																																																																													
1014311		2114211				2114212		2324111		2324112		2324113				2324114				2324115				2324413				2994511				2994512				TOTAL		RESULT		REMARK																																																															
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)				Computer Organization & Architecture Lab (TERM WORK AND ORAL)				Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)				Physics of Semiconductor devices (THEORY)				Electronic circuits & Design lab (TERM WORK AND ORAL)				Physics of Semiconductor devices Lab (TERM WORK AND ORAL)				Creative Coding in Python (TERM WORK AND ORAL)				Business Model Development (TERM WORK)				Design Thinking (TERM WORK)				(800) ÷		÷CG		÷CG																																																									
						TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10) ORAL (25/10)				TERM WORK (50/20) ORAL (25/10)				TERM WORK (50/20)				TERM WORK (50/20)																																																																					
External (30/12)		External (60/24)								External (60/24)				External (60/24)				External (60/24)																																																																																					
Internal(20/8)		Internal(40/16)								Internal(40/16)				Internal(40/16)				Internal(40/16)																																																																																					
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C																																																																	
132410003		AMBULKAR AARYAN VILAS								Regular				MALE				(MU0341120240210528)				MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																																																																	
T1						19				P				15				P								17				P				16				P				22				P				39				P				31				P																																									
O1						18				P												20				P				18				P				16				P																																																													
E1		29		P		42		P				29		P		25		P		44		P																		MARKS																																																															
I1		16		P		32		P				20		P		23		P		22		P																(513)																																																																	
TOT		45		10		O 2		20.0		74		8		A 3		24.0		37		8		A		1		8.0		64		5		C 3		15.0		48		4		D 3		12.0		66		7		B+ 3		21.0		37		8		A		1		8.0		34		7		B+ 1		7.0		38		5		C		2		10.0		39		8		A		2		16.0		31		7		B+ 2		14.0		23		155.0		6.73913	

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

SEAT NO				NAME				STATUS				GENDER				ERN				COLLEGE												TOTAL				RESULT		REMARK																					
1014311				2114211				2114212				2324111				2324112				2324113				2324114				2324115				2324413				2994511				2994512				(800)		āC		āCG		āCG									
Digital Marketing (THEORY)				Computer Organization & Architecture (THEORY)				Computer Organization & Architecture Lab (TERM WORK AND ORAL)				Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)				Physics of Semiconductor devices (THEORY)				Electronic circuits & Design lab (TERM WORK AND ORAL)				Physics of Semiconductor devices Lab (TERM WORK AND ORAL)				Creative Coding in Python (TERM WORK AND ORAL)				Business Model Development (TERM WORK)				Design Thinking (TERM WORK)																			
								TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10) ORAL (25/10)				TERM WORK (50/20) ORAL (25/10)				TERM WORK (50/20)				TERM WORK (50/20)																							
External (30/12)				External (60/24)								External (60/24)				External (60/24)				External (60/24)																																							
Internal(20/8)				Internal(40/16)								Internal(40/16)				Internal(40/16)				Internal(40/16)																																							
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C																					
132410004				ANUSH ZINGADE								Regular				MALE				(MU0341120252004883)				MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																			
T1								17				P				11				P								11				P				14				P				36				P				34		P		30		P	
O1								17				P												17				P				13				P				14				P															
E1		22		P		24		P		17		0		F		0.0		31		P		24		P														MARKS																					
I1		12		P		17		P		16		P		9		0		F		0.0		16		P												(402)		FAILED																					
TOT		34		7		B+ 2		14.0		41		4		D 3		12.0		34		7		B+ 2		14.0		23		98.0		0.00000																													

SEAT NO		NAME			STATUS			GENDER ERN			COLLEGE										TOTAL			RESULT			REMARK																															
1014311		2114211			2114212			2324111			2324112			2324113			2324114			2324115			2324413			2994511			2994512			TOTAL			RESULT			REMARK																				
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)			Computer Organization & Architecture Lab (TERM WORK AND ORAL)			Mathematics-IV (THEORY)			Electronic circuits & Design (THEORY)			Physics of Semiconductor devices (THEORY)			Electronic circuits & Design lab (TERM WORK AND ORAL)			Physics of Semiconductor devices Lab (TERM WORK AND ORAL)			Creative Coding in Python (TERM WORK AND ORAL)			Business Model Development (TERM WORK)			Design Thinking (TERM WORK)			(800) ãC			ãCG			ãCG																				
					TERM WORK (25/10) ORAL (25/10)						TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10) ORAL (25/10)			TERM WORK (50/20) ORAL (25/10)			TERM WORK (50/20)			TERM WORK (50/20)																													
External (30/12)		External (60/24)						External (60/24)			External (60/24)			External (60/24)																																												
Internal(20/8)		Internal(40/16)						Internal(40/16)			Internal(40/16)			Internal(40/16)																																												
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C														
132410005		ANWAY AMARDEEP GAJBHIYE						Regular			MALE			(MU0341120252006601)			MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																									
T1					10				P				11				P								10				P				10				P				20				P				20				P					
O1					ABS																ABS				6				0				F				0.0				ABS																	
E1	12	P			1			0			F			0.0			14			0			F			0.0			3			0			F			0.0																				
I1	5	0			F			0.0			4			0			F			0.0			4			0			F			0.0			3			0			F			0.0														
TOT	17	0			F			2			0.0			5			0			F			3			0.0			7			0			F			3			0.0			5			0			F			3			0.0		

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

University Of Mumbai												Sep 01, 2026							
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026												Declaration Date:Sep 01, 2026							
												PAGE : 6							
												PAGE : 6							
SEAT NO	NAME				STATUS	GENDER	ERN		COLLEGE										
1014311	2114211		2114212		2324111		2324112		2324113		2324114		2324115						
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)						
			TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)						
External (30/12)	External (60/24)				External (60/24)		External (60/24)		External (60/24)										
Internal(20/8)	Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)										
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C					
132410008	BHANDARY SHARAT KUMAR PURUSHOTTAM				Regular	MALE	(MU0341120240210505)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202										
T1			19		P		19				16		18						
O1			19		P						19		21						
E1	19	P	35	P	40	P	34	P	34	P			34	P					
I1	12	P	26	P	28	P	17	P	18	P			17	P					
TOT	31	7	B+ 2	14.0	61	7	B+ 3	21.0	38	8	A	1	8.0	87					
												MARKS (507)		PASS					
												152.0	6.60870						
SEAT NO	NAME				STATUS	GENDER	ERN		COLLEGE										
1014311	2114211		2114212		2324111		2324112		2324113		2324114		2324115						
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)						
			TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)						
External (30/12)	External (60/24)				External (60/24)		External (60/24)		External (60/24)										
Internal(20/8)	Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)										
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C					
132410009	BHOVAD SONAL PRAKASH				Regular	FEMALE	(MU0341120240210511)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202										
T1			20		P		18				21		17						
O1			20		P						22		18						
E1	23	P	52	P	32	P	39	P	40	P			34	P					
I1	16	P	26	P	30	P	30	P	22	P			18	P					
TOT	39	8	A	2	16.0	78	8	A	3	24.0	40	9	A+	1	9.0	80			
												MARKS (564)		PASS					
												173.0	7.52174						
#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;																			
(NEP 2020) EXAMINATION HELD IN MAY 2026																			
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40	
Grade				O		A+		A		B+		B		C		D		F	
GRADE POINT				10		9		8		7		6		5		4		0	

University Of Mumbai															Sep 01, 2026				
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026															Declaration Date:Sep 01, 2026				
															PAGE : 11				
															PAGE : 11				

SEAT NO				NAME				STATUS				GENDER				ERN				COLLEGE																																			
1014311				2114211				2114212				2324111				2324112				2324113				2324114				2324115				2324413				2994511				2994512				TOTAL (800) āC				RESULT				REMARK			
Digital Marketing (THEORY)				Computer Organization & Architecture (THEORY)				Computer Organization & Architecture Lab (TERM WORK AND ORAL)				Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)				Physics of Semiconductor devices (THEORY)				Electronic circuits & Design lab (TERM WORK AND ORAL)				Physics of Semiconductor devices Lab (TERM WORK AND ORAL)				Creative Coding in Python (TERM WORK AND ORAL)				Business Model Development (TERM WORK)				Design Thinking (TERM WORK)								āCG				āCG			
								TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10) ORAL (25/10)				TERM WORK (50/20) ORAL (25/10)				TERM WORK (50/20)				TERM WORK (50/20)																			
External (30/12) Internal(20/8)				External (60/24) Internal(40/16)								External (60/24) Internal(40/16)				External (60/24) Internal(40/16)				External (60/24) Internal(40/16)																																			
TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C															
132410022				HARMALE VEDANT SANDEEP								Regular				MALE				(MU0341120240210496)				MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																															
T1						18		P		19		P						18		P		16		P		38		P		31		P		35		P																			
O1						19		P										21		P		15		P		20		P																											
E1	28	P		35		P				32		P		29		P		30		P														MARKS																					
I1	16	P		30		P				29		P		29		P		18		P														(526)				PASS																	
TOT 44		9 A+ 2		18.0 65		7 B+ 3		21.0 37		8 A 1		8.0 80		7 B+ 3		21.0 58		6 B 3		18.0 48		4 D 3		12.0 39		8 A 1		8.0 31		7 B+ 1		7.0 58		8 A 2		16.0 31		7 B+ 2		14.0 35		8 A 2		16.0 23		159.0 6.91304									

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800) aC		RESULT		REMARK											
1014311		2114211		2114212		2324111		2324112		2324113		2324114			2324115			2324413		2994511		2994512		TOTAL (800) aC		RESULT		REMARK									
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)			Physics of Semiconductor devices Lab (TERM WORK AND ORAL)			Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)				aCG		aCG									
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10) ORAL (25/10)			TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)															
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)																											
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)																											
TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C			
132410023		JADHAV AAYUSH JAYKUMAR				Regular		MALE		(MU0341120240226673)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																									
T1						16		P		18		P						17		P		16		P		34		P		29		P		34		P	
O1						18		P										19		P		15		P		15		P									
E1		27		P		37		P		39		P		32		P		34		P														MARKS			
I1		12		P		16		P		22		P		17		P		16		P														(483)			
TOT		39		8 A 2 16.0 53		5 C 3 15.0 34		7 B+ 1 7.0 79		7 B+ 3 21.0 49		4 D 3 12.0 50		5 C 3 15.0 36		8 A 1 8.0 31		7 B+ 1 7.0 49		7 B+ 2 14.0 29		6 B 2 12.0 34		7 B+ 2 14.0 23		141.0		6.13043									

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

University Of Mumbai										Sep 01, 2026 Declaration Date:Sep 01, 2026																																																																																			
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026															PAGE : 15																																																																														
															PAGE : 15																																																																														
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE																																																																																	
1014311		2114211		2114212		2324111				2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL		RESULT		REMARK																																																																	
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)		(800) ãC		ãCG		ãCG																																																																	
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																																																							
External (30/12)		External (60/24)				External (60/24)				External (60/24)				External (60/24)																																																																															
Internal(20/8)		Internal(40/16)				Internal(40/16)				Internal(40/16)				Internal(40/16)																																																																															
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C																																																																	
132410026		KHASGIWALA PARAM PAWAN				Regular		MALE		(MU0341120240210489)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																																																																	
T1				19		P		18		P				17		P		14		P		30		P		34		P		28		P																																																													
O1				20		P								21		P		22		P		18		P																																																																					
E1		23		P		43		P				39		P		43		P		34		P		MARKS																																																																					
I1		17		P		27		P				27		P		21		P		23		P		(538)																																																																					
TOT		40		9		A+ 2		18.0		70		8		A 3		24.0		39		8		A 1		8.0		84		7		B+ 3		21.0		64		57		6		B 3		18.0		38		8		A 1		8.0		36		8		A 1		8.0		48		7		B+ 2		14.0		34		7		B+ 2		14.0		28		6		B 2		12.0		23		166.0		7.21		739		PASS	
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE																																																																																	
1014311		2114211		2114212		2324111				2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL		RESULT		REMARK																																																																	
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)		(800) ãC		ãCG		ãCG																																																																	
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																																																							
External (30/12)		External (60/24)				External (60/24)				External (60/24)				External (60/24)																																																																															
Internal(20/8)		Internal(40/16)				Internal(40/16)				Internal(40/16)				Internal(40/16)																																																																															
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C																																																																	
132410027		KHATRI ABDUL MATEEN SAJID				Regular		MALE		(MU0341120252004632)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																																																																	
T1				15		P		12		P				15		P		15		P		28		P		20		P		27		P																																																													
O1				15		P								17		P		12		P		10		P																																																																					
E1		23		P		31		P				24		P		25		P		27		P		MARKS																																																																					
I1		13		P		18		P				16		P		18		P		16		P		(397)																																																																					
TOT		36		8		A 2		16.0		49		4		D 3		12.0		30		7		B+ 1		7.0		52		4		D 3		12.0		43		4		D 3		12.0		32		7		B+ 1		7.0		27		5		C 1		5.0		38		5		C 2		10.0		20		4		D 2		8.0		27		5		C 2		10.0		23		111.0		4.82		609		PASS			
#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; ãC: SUM OF C; ãCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = ãCG / ãC; RR: RESERVED;																																																																																													
(NEP 2020) EXAMINATION HELD IN MAY 2026																																																																																													
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40																																																																											
Grade				O		A+		A		B+		B		C		D		F																																																																											
GRADE POINT				10		9		8		7		6		5		4		0																																																																											

University Of Mumbai															Sep 01, 2026				
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026															Declaration Date:Sep 01, 2026				
															PAGE : 17				
															PAGE : 17				

University Of Mumbai										Sep 01, 2026 Declaration Date:Sep 01, 2026														
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026																								
PAGE : 18																								
PAGE : 18																								

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE																																					
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) āC		RESULT		REMARK																							
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																													
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																													
External (30/12) Internal(20/8)		External (60/24) Internal(40/16)				External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)																																							
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																				
132410034		MAYURI JAGANNATH JAGTAP				Regular		FEMALE		(MU0341120252005515)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																					
T1		16				P		11		P		11				P		16		P		32		P		31		P		32		P																	
O1		18				P				17				P		12		P		14		P				31				32		P																	
E1	21	P		28		P		24		P		16		0 F 0.0		19		0 F 0.0										MARKS																					
I1	12	P		13		0 F 0.0		16		P		16		P		9		0 F 0.0										(384)																					
TOT		33		7 B+ 2 14.0		41		0 F 3 0.0		34		7 B+ 1 7.0		51		4 D 3 12.0		32		0 F 3 0.0		28		0 F 3 0.0		28		6 B 1 6.0		28		6 B 1 6.0		46		7 B+ 2 14.0		31		7 B+ 2 14.0		32		7 B+ 2 14.0		23		87.0 0.00000	

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800) ÆC		RESULT		REMARK			
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) ÆC		RESULT		REMARK			
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)		äC		äCG		äCG			
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)									
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)																			
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)																			
TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C			
132410035		MISHRA ANSHIKA		YAMINIKANT		Regular		FEMALE		(MU0341120240210488)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																	
T1				22		P		17		P				21		P		16		P		38		P		45		P	
O1				22		P								21		P		24		P		18		P					
E1		29		P		41		P				38		P		42		P		42		P						MARKS	
I1		18		P		35		P				25		P		31		P		25		P						(615 #10)	
TOT		47 #2		10 O 2 20.0 76 #2		8 A 3 24.0 44 #2		10 O 1 10.0 80 #2		7 B+ 3 21.0 73 #2		8 A 3 24.0 67		7 B+ 3 21.0 42		9 A+ 1 9.0 40		9 A+ 1 9.0 56		8 A 2 16.0 35		8 A 2 16.0 45		10 O 2 20.0 23		190.0 8.26087			

#:0.229; @:0.5042A/0.5043A/0.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

SEAT NO		NAME		STATUS		GENDER		ERN		COLLEGE																																																		
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) āC		RESULT		REMARK																																		
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)				āCG		āCG																																		
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																								
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)																																																		
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)																																																		
TOT		GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																														
132410036		MISHRA NITISH BECHAN				Regular		MALE		(MU0341120240210532)						MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																												
T1						21		P		19		P				21		P		19		P		40		P		34		P		36		P																										
O1						21		P						22		P		15		P		22		P																																				
E1	29	P	51			P				37	P	42			P	47			P										MARKS																															
I1	20	P	31			P				36	P	35			P	23			P										(621)																															
TOT		49	10	O	2	20.0	82	9	A+	3	27.0	42	9	A+	1	9.0	92	8	A	3	24.0	77	8	A	3	24.0	70	8	A	3	24.0	43	9	A+	1	9.0	34	7	B+	1	7.0	62	9	A+	2	18.0	34	7	B+	2	14.0	36	8	A	2	16.0	23	192.0	8.34	783

SEAT NO		NAME			STATUS		GENDER		ERN		COLLEGE										TOTAL (800) ÆC		RESULT		REMARK																										
1014311		2114211			2114212			2324111		2324112		2324113			2324114			2324115			2324413			2994511		2994512		TOTAL (800) ÆC		RESULT		REMARK																			
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)			Computer Organization & Architecture Lab (TERM WORK AND ORAL)			Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)			Electronic circuits & Design lab (TERM WORK AND ORAL)			Physics of Semiconductor devices Lab (TERM WORK AND ORAL)			Creative Coding in Python (TERM WORK AND ORAL)			Business Model Development (TERM WORK)		Design Thinking (TERM WORK)				ÆCG		ÆCG																			
					TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10)							TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10) ORAL (25/10)			TERM WORK (50/20) ORAL (25/10)			TERM WORK (50/20)		TERM WORK (50/20)																									
External (30/12)		External (60/24)						External (60/24)		External (60/24)		External (60/24)																																							
Internal(20/8)		Internal(40/16)						Internal(40/16)		Internal(40/16)		Internal(40/16)																																							
TOT		GP		G C G*C		TOT		GP		G C G*C		TOT		GP		G C G*C		TOT		GP		G C G*C		TOT		GP		G C G*C		TOT		GP		G C G*C																	
132410037		MISHRA SAKSHI JAYPRAKASH						Regular		FEMALE		(MU0341120240210521)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																					
T1						23		P		19		P				23		P		19		P		36		P		38		P		45		P																	
O1						21		P						23		P		17		P		17		P																											
E1		29		P		55		P		47		P		45		P		45		P												MARKS																			
I1		20		P		36		P		39		P		36		P		33		P												(666)																			
TOT		49		10 O 2 20.0		91		10 O 3 30.0		44		9 A+ 1 9.0		105		9 A+ 3 27.0		81		9 A+ 3 27.0		78		8 A 3 24.0		46		10 O 1 10.0		36		8 A 1 8.0		53		8 A 2 16.0		38		8 A 2 16.0		45		10 O 2 20.0		23		207.0		9.00000	

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: O.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

University Of Mumbai												Sep 01, 2026							
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026												Declaration Date:Sep 01, 2026							
												PAGE : 21							
												PAGE : 21							
SEAT NO	NAME				STATUS	GENDER	ERN	COLLEGE											
1014311	2114211		2114212		2324111		2324112	2324113		2324114	2324115	2324413	2994511	2994512					
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)	Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)	Physics of Semiconductor devices Lab (TERM WORK AND ORAL)	Creative Coding in Python (TERM WORK AND ORAL)	Business Model Development (TERM WORK)	Design Thinking (TERM WORK)					
	TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)						
External (30/12)	External (60/24)				External (60/24)		External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)				Internal(40/16)		Internal(40/16)	Internal(40/16)											
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C					
132410038	NADAR SHRINI RAJADURAI				Regular	FEMALE	(MU0341120240210515)	MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202											
T1	23				P		20	P				22	P	19	P	37			
O1	22				P							23	P	13	P	45			
E1	27	P	45	P		40	P	49	P	37	P								
I1	19	P	36	P		29	P	37	P	26	P								
TOT	46	10	O	2	20.0	81	9	A+	3	27.0	45	10	O	1	20.0				
												MARKS (626)		PASS					
												198.0	8.60870						
SEAT NO	NAME				STATUS	GENDER	ERN	COLLEGE											
1014311	2114211		2114212		2324111		2324112	2324113		2324114	2324115	2324413	2994511	2994512					
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)	Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)	Physics of Semiconductor devices Lab (TERM WORK AND ORAL)	Creative Coding in Python (TERM WORK AND ORAL)	Business Model Development (TERM WORK)	Design Thinking (TERM WORK)					
	TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)						
External (30/12)	External (60/24)				External (60/24)		External (60/24)	External (60/24)											
Internal(20/8)	Internal(40/16)				Internal(40/16)		Internal(40/16)	Internal(40/16)											
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C					
132410039	NAGARKAR AYUSH RAJESH				Regular	MALE	(MU0341120240210493)	MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202											
T1	17				P		17	P				20	P	18	P	31			
O1	18				P							21	P	14	P	31			
E1	23	P	45	P		37	P	24	P	32	P								
I1	15	P	23	P		31	P	27	P	23	P								
TOT	38	8	A	2	16.0	68	7	B+	3	21.0	35	8	A	1	20.0				
												MARKS (516)		PASS					
												157.0	6.82609						
#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;																			
(NEP 2020) EXAMINATION HELD IN MAY 2026																			
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40	
Grade				O		A+		A		B+		B		C		D		F	
GRADE POINT				10		9		8		7		6		5		4		0	

University Of Mumbai												Sep 01, 2026																																				
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026												Declaration Date:Sep 01, 2026																																				
												PAGE : 22																																				
												PAGE : 22																																				
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE				TOTAL (800) āC	RESULT āCG	REMARK āCG																														
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115					2324413		2994511		2994512																									
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)					Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																									
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)					TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																									
External (30/12)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)					External (60/24)		External (60/24)		External (60/24)																									
Internal(20/8)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)					Internal(40/16)		Internal(40/16)		Internal(40/16)																									
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																								
132410040		NITYA YADAV				Regular		FEMALE		(MU0341120252005580)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																				
T1					17	P			15	P					20	P		17	P		38	P		32	P		31	P																				
O1					18	P									19	P		12	P		15	P																										
E1	26	P			40	P			29	P	31	P	36	P																																		
I1	15	P			25	P			23	P	24	P	16	P																																		
TOT	41	9	A+ 2	18.0	65	7	B+ 3	21.0	35	8	A 1	8.0	67	5	C 3	15.0	55	6	B 3	18.0	52	5	C 3	15.0	39	8	A 1	8.0	29	6	B 1	6.0	53	8	A 2	16.0	32	7	B+ 2	14.0	31	7	B+ 2	14.0	23	153.0	6.65	217
															MARKS (499)		PASS																															
															153.0		6.65		217																													
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE				TOTAL (800) āC	RESULT āCG	REMARK āCG																														
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115					2324413		2994511		2994512																									
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)					Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																									
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)					TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																									
External (30/12)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)		External (60/24)					External (60/24)		External (60/24)		External (60/24)																									
Internal(20/8)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)		Internal(40/16)					Internal(40/16)		Internal(40/16)		Internal(40/16)																									
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																			
132410041		PANDEY JIGYASHU ANUJ				Regular		MALE		(MU0341120240210500)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																				
T1					22	P			11	P					20	P		16	P		38	P		37	P		42	P																				
O1					21	P									22	P		15	P		19	P																										
E1	27	P			47	P			45	P	45	P	35	P																																		
I1	19	P			36	P			26	P	30	P	19	P																																		
TOT	46 #2	10 O	2	20.0	83 #2	9	A+ 3	27.0	43 #2	10 O	1	10.0	82 #2	7	B+ 3	21.0	75 #2	8	A 3	24.0	54	5	C 3	15.0	42	9	A+ 1	9.0	31	7	B+ 1	7.0	57	8	A 2	16.0	37	8	A 2	16.0	42	9	A+ 2	18.0	23	183.0	7.95	652
															MARKS (602 #10)		PASS																															
															183.0		7.95		652																													
#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; āC: SUM OF C; āCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = āCG / āC; RR: RESERVED;																																																
(NEP 2020) EXAMINATION HELD IN MAY 2026																																																
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40																														
Grade				O		A+		A		B+		B		C		D		F																														
GRADE POINT				10		9		8		7		6		5		4		0																														

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL		RESULT		REMARK																									
1014311		2114211				2114212		2324111		2324112		2324113				2324114		2324115		2324413		2994511		2994512		TOTAL		RESULT		REMARK																					
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)				Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)				Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)		(800) āC		āCG		āCG																					
						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																											
External (30/12)		External (60/24)						External (60/24)		External (60/24)		External (60/24)																																							
Internal(20/8)		Internal(40/16)						Internal(40/16)		Internal(40/16)		Internal(40/16)																																							
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C													
132410042		PATEL SHIVANI LALSAHAB				Regular		FEMALE		(MU0341120240210518)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																							
T1						20		P		21		P				19		P		18		P		36		P		38		P		43		P																	
O1						20		P						20		P		14		P		17		P																											
E1		22		P		39		P				40		P		31		P		36		P														MARKS															
I1		18		P		30		P				36		P		25		P		25		P														(568)															
TOT		40		9		A+ 2 18.0 69		7		B+ 3 21.0 40		9		A+ 1 9.0 97		8		A 3 24.0 56		6		B 3 18.0 61		7		B+ 3 21.0 39		8		A 1 8.0 32		7		B+ 1 7.0 53		8		A 2 16.0 38		8		A 2 16.0 43		9		A+ 2 18.0 23		176.0		7.65217	

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800) aC		RESULT	REMARK																																																																																
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512																																																																																					
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)			aCG	aCG																																																																																	
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																																																																																					
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)																																																																																															
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)																																																																																															
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																																																												
132410043		PATIL ATHARVA PARAG				Regular		MALE		(MU0341120252004709)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																																																																													
T1						17		P		16		P				13		P		13		P		34		P		29		P		27		P																																																																							
O1						20		P						17		P		12		P		18		P																																																																																	
E1		29		P		44		P		27		P		30		P		27		P		MARKS																																																																																			
I1		13		P		24		P		16		P		21		P		11		0		F		0.0																																																																																	
TOT		42		9		A+ 2		18.0		68		7		B+ 3		21.0		37		8		A		1		8.0		59		4		D 3		12.0		51		5		C 3		15.0		38		0		F		3		0.0		30		7		B+ 1		7.0		25		5		C		1		5.0		52		7		B+ 2		14.0		29		6		B		2		12.0		27		5		C		2		10.0		23		122.0		0.00000	

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

University Of Mumbai												Sep 01, 2026																																										
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026												Declaration Date:Sep 01, 2026																																										
												PAGE : 24																																										
												PAGE : 24																																										
SEAT NO	NAME				STATUS	GENDER	ERN	COLLEGE																																														
1014311	2114211	2114212	2324111	2324112	2324113	2324114	2324115	2324413	2994511	2994512	TOTAL	RESULT	REMARK																																									
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)	Computer Organization & Architecture Lab (TERM WORK AND ORAL)	Mathematics-IV (THEORY)	Electronic circuits & Design (THEORY)	Physics of Semiconductor devices (THEORY)	Electronic circuits & Design lab (TERM WORK AND ORAL)	Physics of Semiconductor devices Lab (TERM WORK AND ORAL)	Creative Coding in Python (TERM WORK AND ORAL)	Business Model Development (TERM WORK)	Design Thinking (TERM WORK)	(800) äC	äCG	äCG																																									
		TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10)			TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																												
External (30/12)	External (60/24)				External (60/24)	External (60/24)	External (60/24)																																															
Internal(20/8)	Internal(40/16)				Internal(40/16)	Internal(40/16)	Internal(40/16)																																															
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																								
132410044	PATIL HARSHAD MAHESH				Regular	MALE	(MU0341120240210506)				MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																											
T1				21	P	22	P			22	P	19	P	36	P	37	P	39	P																																			
O1				21	P					21	P	16	P	20	P																																							
E1	24	P		36	P	24	P	32	P	26	P																																											
I1	14	P		27	P	35	P	29	P	22	P																																											
TOT	38	8	A	2	16.0	63	7	B+	3	21.0	42	9	A+	1	9.0	81	7	B+	3	21.0	48	4	D	3	12.0	43	9	A+	1	9.0	35	8	A	1	8.0	56	8	A	2	16.0	37	8	A	2	16.0	39	8	A	2	16.0	23	165.0	7.17	391
SEAT NO	NAME				STATUS	GENDER	ERN	COLLEGE																																														
1014311	2114211	2114212	2324111	2324112	2324113	2324114	2324115	2324413	2994511	2994512	TOTAL	RESULT	REMARK																																									
Digital Marketing (THEORY)	Computer Organization & Architecture (THEORY)	Computer Organization & Architecture Lab (TERM WORK AND ORAL)	Mathematics-IV (THEORY)	Electronic circuits & Design (THEORY)	Physics of Semiconductor devices (THEORY)	Electronic circuits & Design lab (TERM WORK AND ORAL)	Physics of Semiconductor devices Lab (TERM WORK AND ORAL)	Creative Coding in Python (TERM WORK AND ORAL)	Business Model Development (TERM WORK)	Design Thinking (TERM WORK)	(800) äC	äCG	äCG																																									
		TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10)			TERM WORK (25/10) ORAL (25/10)	TERM WORK (25/10) ORAL (25/10)	TERM WORK (50/20) ORAL (25/10)	TERM WORK (50/20)	TERM WORK (50/20)																																												
External (30/12)	External (60/24)				External (60/24)	External (60/24)	External (60/24)																																															
Internal(20/8)	Internal(40/16)				Internal(40/16)	Internal(40/16)	Internal(40/16)																																															
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																								
132410045	PATIL MANASVI SAMADHAN				Regular	FEMALE	(MU0341120240210516)				MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																											
T1				22	P	21	P			21	P	18	P	34	P	34	P	39	P																																			
O1				21	P					21	P	20	P	20	P																																							
E1	27	P		50	P	33	P	44	P	36	P																																											
I1	16	P		31	P	28	P	36	P	27	P																																											
TOT	43	9	A+	2	18.0	81	9	A+	3	27.0	43	9	A+	1	9.0	82	7	B+	3	21.0	80	9	A+	3	27.0	63	7	B+	3	21.0	42	9	A+	1	8.0	54	8	A	2	16.0	34	7	B+	2	14.0	39	8	A	2	16.0	23	186.0	8.08	696
#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;																																																						
(NEP 2020) EXAMINATION HELD IN MAY 2026																																																						
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40																																				
Grade				O		A+		A		B+		B		C		D		F																																				
GRADE POINT				10		9		8		7		6		5		4		0																																				

University Of Mumbai												Sep 01, 2026																																						
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026												Declaration Date:Sep 01, 2026																																						
												PAGE : 25																																						
												PAGE : 25																																						
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE																																						
1014311 Digital Marketing (THEORY)	2114211 Computer Organization & Architecture (THEORY)		2114212 Computer Organization & Architecture Lab (TERM WORK AND ORAL)		2324111 Mathematics-IV (THEORY)		2324112 Electronic circuits & Design (THEORY)		2324113 Physics of Semiconductor devices (THEORY)		2324114 Electronic circuits & Design lab (TERM WORK AND ORAL)		2324115 Physics of Semiconductor devices Lab (TERM WORK AND ORAL)																																					
			TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)																																					
	External (30/12) Internal(20/8)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)																																									
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																				
132410046		PHATAK RIDDHI MANOJ			Regular		FEMALE		(MU0341120240210517)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																							
T1			22		P		21		P		21		P																																					
O1			22		P						22		P																																					
E1	25	P	41	P	40	P	33	P	33	P	MARKS																																							
I1	19	P	36	P	34	P	33	P	23	P	(587)																																							
TOT	44	9	A+ 2	18.0	77	8	A 3	24.0	44	9	A+ 1	9.0	95	8	A 3	24.0	66	7	B+ 3	21.0	56	6	B 3	18.0	43	9	A+ 1	9.0	32	7	B+ 1	7.0	54	8	A 2	16.0	35	8	A	2	16.0	41	9	A+ 2	18.0	23	180.0	7.82	609	
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE																																						
1014311 Digital Marketing (THEORY)	2114211 Computer Organization & Architecture (THEORY)		2114212 Computer Organization & Architecture Lab (TERM WORK AND ORAL)		2324111 Mathematics-IV (THEORY)		2324112 Electronic circuits & Design (THEORY)		2324113 Physics of Semiconductor devices (THEORY)		2324114 Electronic circuits & Design lab (TERM WORK AND ORAL)		2324115 Physics of Semiconductor devices Lab (TERM WORK AND ORAL)																																					
			TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)																																					
	External (30/12) Internal(20/8)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)																																									
TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C																																				
132410047		POOJA TAMBE			Regular		FEMALE		(MU0341120252005590)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																							
T1			18		P		15		P		14		P																																					
O1			17		P						19		P																																					
E1	22	P	29	P	24	P	24	P	35	P	MARKS																																							
I1	19	P	26	P	19	P	23	P	17	P	(469)																																							
TOT	41	9	A+ 2	18.0	55	6	B 3	18.0	35	8	A	1	8.0	58	4	D 3	12.0	47	4	D	3	12.0	52	5	C 3	15.0	33	7	B+ 1	7.0	30	7	B+ 1	7.0	54	8	A 2	16.0	32	7	B+ 2	14.0	32	7	B+ 2	14.0	23	141.0	6.13	043
#:0.229; @:0.5042A/O.5043A/O.5044A; *:0.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;																																																		
(NEP 2020) EXAMINATION HELD IN MAY 2026																																																		
%Marks				>=90		>=80 and <90		>=70 and <80		>=60 and <70		>=55 and <60		>=50 and <55		>=40 and <50		< 40																																
Grade				O		A+		A		B+		B		C		D		F																																
GRADE POINT				10		9		8		7		6		5		4		0																																

SEAT NO				NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800) āC		RESULT		REMARK																							
1014311				2114211				2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) āC		RESULT		REMARK																					
Digital Marketing (THEORY)				Computer Organization & Architecture (THEORY)				Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																											
								TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																													
External (30/12)				External (60/24)						External (60/24)		External (60/24)		External (60/24)																																					
Internal(20/8)				Internal(40/16)						Internal(40/16)		Internal(40/16)		Internal(40/16)																																					
TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT																					
132410048				PRAJAPATI HITESH TIRTHRAJ				Regular		MALE		(MU0341120240210494)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																					
T1						20		P		20		P				19		P		16		P		32		P		33		P																					
O1						21		P								20		P		22		P		19		P																									
E1		27		P		38		P				30		P		29		P		37		P								MARKS																					
I1		16		P		31		P				35		P		29		P		22		P								(554)																					
TOT		43		9		A+ 2 18.0 69		7		B+ 3 21.0 41		9		A+ 1 9.0 85		7		B+ 3 21.0 58		6		B 3 18.0 59		6		B 3 18.0 39		8		A 1 8.0 38		8		A 1 8.0 51		7		B+ 2 14.0 33		7		B+ 2 14.0 38		8		A 2 16.0 23		165.0		7.17391	

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800) āC		RESULT		REMARK													
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) āC		RESULT		REMARK													
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)				āCG		āCG													
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																			
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)																													
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)																													
TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C		TOT		GP G		C G*C											
132410049		PREM DAYANAND KADAM				Regular		MALE		(MU0341120252004732)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																											
T1				18		P		15		P		14		P		17		P		36		P		33		P		32											
O1				17		P						20		P		16		P		19		P																	
E1		26		P		40		P		24		P		38		P		32		P				MARKS															
I1		13		P		25		P		24		P		22		P		19		P				(500)				PASS											
TOT		39		8 A 2 16.0		65		7 B+ 3 21.0		35		8 A 1 8.0		63		5 C 3 15.0		60		7 B+ 3 21.0		51		5 C 3 15.0		34		7 B+ 1 7.0 33		7 B+ 1 7.0 55		8 A 2 16.0 33		7 B+ 2 14.0 32		7 B+ 2 14.0 23		154.0 6.69565	

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

University Of Mumbai														Sep 01, 2026					
OFFICE REGISTER FOR THE Bachelor of Engineering(Electronics Engineering (VLSI Design and Technology)) (Semester - IV) (NEP 2020) REGULAR EXAMINATION HELD IN MAY 2026														Declaration Date:Sep 01, 2026					
														PAGE : 27					
														PAGE : 27					
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE							
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511	
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)	
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)	
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)									
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)									
TOT		GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C	
132410050		RAUT SHARVI ANIL				Regular		FEMALE		(MU0341120240210524)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202							
T1				19		P		19		P				19		P		17	
O1				20		P						20		P		14		P	
E1		17		P		38		P		24		P		24		P		29	
I1		14		P		22		P		21		P		26		P		16	
TOT		31		7 B+ 2 14.0		60		7 B+ 3 21.0		39		8 A 1 8.0		64		5 C 3 15.0		50	
														MARKS (473)					
														142.0 6.17391					
SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE							
1014311		2114211		2114212		2324111		2324112		2324113		2324114		2324115		2324413		2994511	
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)		Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)	
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)	
External (30/12)		External (60/24)				External (60/24)		External (60/24)		External (60/24)									
Internal(20/8)		Internal(40/16)				Internal(40/16)		Internal(40/16)		Internal(40/16)									
TOT		GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C		TOT GP G C G*C	
132410051		RAUT TANMAY SANDESH				Regular		MALE		(MU0341120240210513)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202							
T1				21		P		20		P				21		P		18	
O1				21		P						21		P		22		P	
E1		28		P		49		P		43		P		33		P		31	
I1		17		P		30		P		37		P		28		P		22	
TOT		45		10 O 2 20.0		79		8 A 3 24.0		42		9 A+ 1 9.0		100		9 A+ 3 27.0		61	
														MARKS (587)					
														180.0 7.82609					
#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: O.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;																			
(NEP 2020) EXAMINATION HELD IN MAY 2026																			
%Marks				>=90				>=80 and <90				>=70 and <80				>=60 and <70			
Grade				O				A+				A				B+			
GRADE POINT				10				9				8				7			

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL (800)		RESULT		REMARK																							
1014311		2114211		2114212		2324111				2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800)		RESULT		REMARK																					
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)		āC		āC																							
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																											
External (30/12)		External (60/24)				External (60/24)				External (60/24)		External (60/24)																																					
Internal(20/8)		Internal(40/16)				Internal(40/16)				Internal(40/16)		Internal(40/16)																																					
TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C																			
132410052		SANSKAR RANE				Regular		MALE		(MU0341120252006621)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																					
T1				20		P		20		P				19		P		17		P		42		P		36		P		43		P																	
O1				20		P								20		P		14		P		20		P																									
E1 22		P		47		P		24		P		29		P		29		P												MARKS																			
I1 11		P		29		P		18		P		20		P		17		P												(517)																			
TOT 33		7 B+ 2 14.0		76		8 A 3 24.0		40		9 A+ 1 9.0		62		4 D 3 12.0		49		4 D 3 12.0		46		4 D 3 12.0		39		8 A 1 8.0		31		7 B+ 1 7.0		62		9 A+ 2 18.0		36		8 A 2 16.0		43		9 A+ 2 18.0		23		150.0		6.52174	

SEAT NO		NAME						STATUS		GENDER		ERN		COLLEGE																			
1014311 Digital Marketing (THEORY)		2114211 Computer Organization & Architecture (THEORY)		2114212 Computer Organization & Architecture Lab (TERM WORK AND ORAL)		2324111 Mathematics-IV (THEORY)		2324112 Electronic circuits & Design (THEORY)		2324113 Physics of Semiconductor devices (THEORY)		2324114 Electronic circuits & Design lab (TERM WORK AND ORAL)		2324115 Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		2324413 Creative Coding in Python (TERM WORK AND ORAL)		2994511 Business Model Development (TERM WORK)		2994512 Design Thinking (TERM WORK)		TOTAL (800) āc		RESULT ācG		REMARK ācG							
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)													
External (30/12) Internal(20/8)		External (60/24) Internal(40/16)						External (60/24) Internal(40/16)		External (60/24) Internal(40/16)		External (60/24) Internal(40/16)																					
TOT		GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C	TOT	GP	G	C	G*C			
132410053		SATYASHEEL AJIT MOHITE						Regular		MALE		(MU0341120252006931)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																			
T1		15						P		11		P		17		P		15		P		22		P		20		P		29		P	
O1		16						P						17		P		12		P		5		0 F		0.0							
E1	16	P	24		P		31		P		24		P		24		P														MARKS		
I1	10	P	10		0 F 0.0		18		P		13		0 F 0.0		10		0 F 0.0														(359)		
TOT		26	5 C	2 10.0	34	0 F 3 0.0	31	7 B+ 1 7.0	60	4 D 3 12.0	37	0 F 3 0.0	34	0 F 3 0.0	34	7 B+ 1 7.0	27	5 C 1 5.0	27	0 F 2 0.0	20	4 D 2 8.0	29	6 B 2 12.0	23	61.0	0.00000						

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: 0.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

SEAT NO										NAME						STATUS			GENDER			ERN			COLLEGE										TOTAL (800) ãC			RESULT	REMARK										
1014311										2114211						2114212						2324111			2324112			2324113			2324114			2324115			2324413			2994511			2994512						
Digital Marketing (THEORY)										Computer Organization & Architecture (THEORY)						Computer Organization & Architecture Lab (TERM WORK AND ORAL)						Mathematics-IV (THEORY)			Electronic circuits & Design (THEORY)			Physics of Semiconductor devices (THEORY)			Electronic circuits & Design lab (TERM WORK AND ORAL)			Physics of Semiconductor devices Lab (TERM WORK AND ORAL)			Creative Coding in Python (TERM WORK AND ORAL)			Business Model Development (TERM WORK)			Design Thinking (TERM WORK)				ãCG		
																TERM WORK (25/10) ORAL (25/10)						TERM WORK (25/10)						TERM WORK (25/10) ORAL (25/10)			TERM WORK (25/10) ORAL (25/10)			TERM WORK (50/20) ORAL (25/10)			TERM WORK (50/20)			TERM WORK (50/20)				ãCG					
External (30/12) Internal(20/8)										External (60/24) Internal(40/16)						External (60/24) Internal(40/16)						External (60/24) Internal(40/16)			External (60/24) Internal(40/16)																								
TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C		TOT		GP		G		C		G*C	
132410056										SHELKE MAYUR PANDHARINATH										Regular			MALE			(MU0341120240210525)										MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202													
T1								15		P		15		P						16		P		16		P		30		P		23		P		30		P											
O1								17		P										17		P		12		P		15		P																			
E1	22	P		22		0 F 0.0				24		P 5		0 F 0.0		19		0 F 0.0																								MARKS							
I1	15	P		13		0 F 0.0				17		P 9		0 F 0.0		5		0 F 0.0																						(357)		FAILED							
TOT	37	8 A 2		16.0 35		0 F 3 0.0		32		7 B+ 1 7.0		56		4 D 3 12.0 14		0 F 3 0.0		24		0 F 3 0.0		33		7 B+ 1 7.0		28		6 B 1 6.0		45		7 B+ 2 14.0		23		4 D 2 8.0		30		7 B+ 2 14.0		23		84.0 0.00000					

SEAT NO		NAME				STATUS		GENDER		ERN		COLLEGE										TOTAL		RESULT		REMARK																									
1014311		2114211		2114212		2324111				2324112		2324113		2324114		2324115		2324413		2994511		2994512		TOTAL (800) āC		RESULT āCG		REMARK āCG																							
Digital Marketing (THEORY)		Computer Organization & Architecture (THEORY)		Computer Organization & Architecture Lab (TERM WORK AND ORAL)		Mathematics-IV (THEORY)				Electronic circuits & Design (THEORY)		Physics of Semiconductor devices (THEORY)		Electronic circuits & Design lab (TERM WORK AND ORAL)		Physics of Semiconductor devices Lab (TERM WORK AND ORAL)		Creative Coding in Python (TERM WORK AND ORAL)		Business Model Development (TERM WORK)		Design Thinking (TERM WORK)																													
				TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10)								TERM WORK (25/10) ORAL (25/10)		TERM WORK (25/10) ORAL (25/10)		TERM WORK (50/20) ORAL (25/10)		TERM WORK (50/20)		TERM WORK (50/20)																													
External (30/12)		External (60/24)				External (60/24)				External (60/24)		External (60/24)																																							
Internal(20/8)		Internal(40/16)				Internal(40/16)				Internal(40/16)		Internal(40/16)																																							
TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C		TOT		GP G C G*C																					
132410057		SHETTY KEERTHI LOKESH				Regular		FEMALE		(MU0341120240210519)		MU-0466: VIDYAVARDHINIS COLLEGE OF ENGINEERING AND TECHNOLOGY VIDYAVARDHINIS COLLEGE CAMPUS VASAI ROAD (WESTERN RAILWAY) DIST THANE 401 202																																							
T1				20		P		23		P				16		P		16		P		32		P		32		P		36		P																			
O1				20		P								21		P		20		P		16		P																											
E1		29		P		52		P				34		P		55		P		43		P								MARKS																					
I1		14		P		35		P				34		P		31		P		22		P								(601)																					
TOT		43		9 A+ 2 18.0		87		9 A+ 3 27.0		40		9 A+ 1 9.0		91		8 A 3 24.0		86		9 A+ 3 27.0		65		7 B+ 3 21.0		37		8 A 1 8.0		36		8 A 1 8.0		48		7 B+ 2 14.0		32		7 B+ 2 14.0		36		8 A 2 16.0		23		186.0		8.08696	

#:0.229; @:O.5042A/O.5043A/O.5044A; *:O.5045A; AA/ABS: ABSENT; P: SUCCESSFUL; F: UNSUCCESSFUL; E: EXMP CAN BE CLAIMED; ~: Dyslexia; +: MARKS CARRIED FORWARD; \$: ADDITIONAL CREDIT; RCC: O.5050; RPV: PROVISIONAL; NULL: NULL & VOID.; ADC: ADMISSION CANCELLED; RR: RESERVED; C: CREDIT POINTS EARNED; G: GRADE POINTS; äC: SUM OF C; äCG: SUM OF CxG; SGPI: SEMESTER GRADE PERFORMANCE INDEX = äCG / äC; RR: RESERVED;

(NEP 2020) EXAMINATION HELD IN MAY 2026

%Marks	>=90	>=80 and <90	>=70 and <80	>=60 and <70	>=55 and <60	>=50 and <55	>=40 and <50	< 40
Grade	O	A+	A	B+	B	C	D	F
GRADE POINT	10	9	8	7	6	5	4	0

